Introduction
Due to the poor retention and scaling issue in polysilicon-oxide-silicon-nitride-oxide-silicon (SONOS) flash memory devices [1] , the high-κ charge trapping layers such as HfO 2 or HfAlO films in metal-oxide-high-κ-oxide-silicon (MOHOS) structure are demanded for future nano-scaled non-volatile memory (NVM) device applications [2, 3] . To improve further the scaling and to increase the program/erase speed, the high-κ material with large barrier height such as Al 2 O 3 [3] [4] is also interesting alternative as a blocking oxide for high-speed flash memory applications. To obtain a high performance flash memory, the HfO 2 /Al 2 O 3 nanolaminated charge trapping layers with Al 2 O 3 as a blocking oxide in MAHOS (metal-Al 2 O 3 -high-κ-SiO 2 -Si) structure formed by ALD is proposed for the first time. The MAHOS memory devices with different gate electrodes such as Al and Pt are also studied. The pure Al 2 O 3 in metal/Al 2 O 3 /SiO 2 (MAOS) structure is also investigated for comparison.
Experimental
The starting wafer was p -type Si (100) with resistivity of 15-25 Ω.cm. Prior to deposition of tunneling oxide (SiO 2 ), the p-Si wafers were cleaned by diluted HF dip. The high quality tunneling oxide with the thickness of ~3 nm was grown nominally by RTO system at temperature of 1000 o C for 20s. Then, pure HfO 2 , pure HfAlO (Hf:Al=1:1), nanolaminated HfO 2 (1nm)/Al 2 O 3 (1nm) with 5 periods, and nanolaminated HfO 2 (2nm)/Al 2 O 3 (2nm) with 3 periods of HfO 2 (~2nm) and 2 periods of Al 2 O 3 (~2nm) charge trapping layers with total thickness of ~10nm by ALD system using hafnium tetrachloride (HfCl 4 ) and trimethylaluminium (Al(CH 3 ) 3 ) precursors at substrate temperature of 300 o C were deposited on SiO 2 (~3nm-thick) grown p-Si. Then, the Al 2 O 3 as a blocking oxide with the thickness of ~10 nm was deposited in-situ on the nanolaminated charge trapping layers by ALD. The ~20 nm-thick Al 2 O 3 was deposited on SiO 2 (~3nm-thick) treated p-Si substrate for comparison. Now, the nanolaminated HfO 2 (1nm)/Al 2 O 3 (1nm) and HfO 2 (2nm)/Al 2 O 3 (2nm) charge trapping layers are named as nano1 and nano2, respectively. All as-deposited high-κ films show amorphous and the hysteresis memory windows are not observed. To get the high charge trapping sites as well as memory windows, the post deposition annealing (PDA) treatment at 900 o C for 1min in N 2 ambient was performed. After PDA process, the pure HfO 2 film shows fully crystalline and Al 2 O 3 or HfAlO shows almost no crystalline or amorphous. The charge trapping layers of nano1 sample shows fully crystalline with different crystal orientations at different positions by TEM analysis after the PDA process (not shown here). After PDA treatment, the nano2 sample shows a double HfO 2 charge trapping layers with HfAlO film as a barrier layer as shown in HRTEM image [ Fig. 1(a) ]. It is noted that the middle Al 2 O 3 (2nm)/HfO 2 (2nm)/Al 2 O 3 (2nm) layers are mixed together resulting the partial crystalline of HfAlO barrier layer. The final structure of nano2 sample is HfO 2 (~3.5nm)/HfAlO(~3nm)/HfO 2 (~3.5nm) layers after annealing process by HRTEM as well as EDS measurements [ Fig. 1(b) ]. The HfO 2 /HfAlO/HfO 2 charge storage layers are useful to improve the charge retention characteristics of high-density flash memory devices.
To study the MAHOS and MAOS device performances, the Al and Pt metals as gate electrodes are used. The post metal annealing with temperature of 400 o C and 5 min was done using forming gas ambient.
Results and discussion
A large C-V hysteresis memory window (~10V@ V g =±15V) is observed for nano2 memory devices, due to the charge storage in layer-by-layer (Fig. 2) . A schematic band diagram of double HfO 2 charge storage layers under program/erase mode is shown in Fig. 3 . To improve the charge retention, the HfAlO layer between the double HfO 2 charge trapping layers is used. The high V FB shift of ~5V (Fig. 4) and high charge trapping density of ~1.6x10 13 /cm 3 ( Fig. 5 ) of nano2 memory device is observed than that of other charge trapping devices. The V FB shift is measured with respect to the V FB of quasi-neutral C-V curve (V FBN ). The V FBN is the flat-band voltage from quasi-neutral C-V curve (the sweep gate voltage was V g~± 2V). All MAHOS memory devices show good performance as compared with the MAOS memory devices. It can be explained that the conduction band offset of the HfO 2 film with respect to Si substrate is smaller (~1.7 eV) as compared with the one (~2.8 eV) of the Al 2 O 3 film. The value of valence band as well as conduction band offset is confirmed by ultra-violet photoelectron spectroscopy measurement (not shown here). Due to the small conduction band offset (<1.7eV), more electrons can be injected in the HfO 2 /Al 2 O 3 nanolaminated charge trapping layers from Si substrate because the tunneling current is dominated at the same gate voltage. To erase easily, the high work function metal gate (Pt) is needed (Fig. 6) because the backward tunneling current is suppressed drastically (Fig. 7) . The nanolaminated layer has lower backward tunneling current (similar to pure Al 2 O 3 film) and it can be easily erased than that of pure HfO 2 film (Fig. 7) . The nanolaminated charge trapping layers can be operated up to large gate voltage (~20V). The nanolaminated memory devices have similar retention with pure Al 2 O 3 memory devices (Fig. 8) . The retention performance of HfAlO layer is degraded and it may be due to some unwanted defects in the film. An excellent retention is observed on 10 years projection for nano2 memory devices, as compared with all other memory devices (Fig. 9) . A large memory window is found to be ~3.2V after 10 years retention. The HfO 2 /HfAlO/HfO 2 memory devices have similar charge loss (~20%) with pure Al 2 O 3 memory devices (Fig. 10) , due to the charge storage in layer-by-layer.
Conclusions
The HfO 2 /Al 2 O 3 nanolaminated charge trapping layers with Al 2 O 3 as blocking oxide have excellent memory window with good retention characteristics than that of all other memory devices. Therefore, SiO 2 /nanolaminated HfO 2 /Al 2 O 3 layers/Al 2 O 3 structure paves a way in future high performance flash memory device applications. Fig. 7 The nanolaminated charge trapping layer has similar backward tunneling current as compared with pure Al 2 O 3 layer at high field. At low field (>-8V), the gate leakage current for all memory devices are same. The back tunneling current can be suppressed using the high work function metal gate. Fig. 5 The trapped charge densities in nanolaminated storage layers with Al 2 O 3 as a blocking oxide are plotted. The charge storage density is calculated from C -V hysteresis curve (Fig. 4) . 
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